



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

50

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/928,671	08/13/2001	Dennis M. O'Connor	INTL-0606-US (P11747)	8164
7590	04/01/2005		EXAMINER	
Timothy N. Trop TROP, PRUNER & HU, P.C. 8554 KATY FWY, STE 100 HOUSTON, TX 77024-1805			VITAL, PIERRE M	
			ART UNIT	PAPER NUMBER
			2188	

DATE MAILED: 04/01/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	09/928,671	O'CONNOR, DENNIS M.	
	Examiner	Art Unit	
	Pierre M. Vital	2188	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 12 October 2004.

2a) This action is **FINAL**. 2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 1-6,8-16,18-26 and 28-30 is/are pending in the application.
4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5) Claim(s) _____ is/are allowed.

6) Claim(s) 1-6,8-16,18-26 and 28-30 is/are rejected.

7) Claim(s) _____ is/are objected to.

8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on 13 August 2001 is/are: a) accepted or b) objected to by the Examiner.

 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) All b) Some * c) None of:
1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. _____.
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) Notice of References Cited (PTO-892)
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ .

4) Interview Summary (PTO-413)
Paper No(s)/Mail Date. ____ .

5) Notice of Informal Patent Application (PTO-152)

6) Other: _____ .

DETAILED ACTION

Response to Amendment

1. This Office Action is in response to applicant's communication filed February 17, 2005 in response to PTO Office Action mailed November 24, 2004. The Applicant's remarks and amendments to the claims and/or the specification were considered with the results that follow.
2. Claims 1-30 have been presented for examination in this application. In response to the last Office Action, no claims have been amended. Claims 7, 17 and 27 have been previously canceled. No claims have been added. As a result, claims 1-6, 8-16 and 18-30 are now pending in this application.

Response to Arguments

3. Applicant's arguments, see Remarks, page 2, filed February 17, 2005, with respect to the rejection(s) of claim(s) 1-6, 8-16 and 18-30 under 35 USC 102(e) have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of Arimilli et al (6,463,507) and Albonesi et al (5,113,514).

Albonesi discloses a system wherein secondary caches have slower components than the primary caches (see col. 7, lines 40-48).

Arimilli discloses maintaining an L2 LRU (see col. 10, lines 20-30). Thus, it can be seen that Arimilli discloses implementing a line replacement policy (i.e., LRU or least recently used) in the region.

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 1-2, 5, 8, 11, 12, 15, 18, 21-22, 25 and 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Arimilli et al (US6,463,507) and Albonesi et al (US5,113,514).

As per claim 1, Arimilli discloses a method comprising defining a multilevel cache [e.g., *L1 and L2*; col. 8, lines 19-21] including a core [*L1 cache*; col. 8, lines 19-21; col. 9, lines 47-50]; and a region [*directory of the lower level (L2) cache*; col. 5, line 32;]; and implementing a line replacement policy in said region [*L2 controller 214 controls L1 least recently used (LRU) unit and maintains an hybrid L2 LRU 232; Fig. 4; col. 10, lines 20-30*].

However, Arimilli does not specifically teach that the multilevel cache has a core having faster components and a region having slower components as recited in the claim.

Albonesi discloses a system wherein secondary caches have slower components than the primary caches to provide a system wherein the number of accesses to main memory can be reduced (col. 4, lines 42-46; col. 7, lines 40-48). Since the technology for implementing a multilevel cache system having a core having faster components and a region having slower components, an artisan would have been motivated to implement this feature in the system of Arimilli. Thus, It would have been obvious to one

of ordinary skill in the art, at the time the invention was made, to modify the system of Arimilli to include a multilevel cache has a core having faster components and a region having slower components because it was well known to provide a system wherein the number of accesses to main memory can be reduced (col. 4, lines 42-46) as taught by Albonesi.

As per claim 2, Arimilli discloses managing the core from a level 2 cache [*upper level cache in the core is updated by searching lower level (L2) cache directory*; col. 5, lines 30-33].

As per claim 5, Arimilli discloses using a write-through core cache [*L1 cache may be a store-through cache*; col. 10, lines 62-63].

As per claim 8, Arimilli discloses handling a core cache miss by passing the details of the access to said region [*if load operation in L1 results in a miss, the load address is piped out to lower level storage (L2) subsystem*; col. 8, lines 43-49].

As per claim 11, Arimilli discloses an article comprising a medium storing instructions [*L1 instruction cache 254; Fig. 5*] that enable a processor based system to define a multilevel cache [*e.g., L1 and L2*; col. 8, lines 19-21] including a core [*L1 cache*; col. 8, lines 19-21; col. 9, lines 47-50]; and a region [*directory of the lower level (L2) cache*; col. 5, line 32; *L2 cache can store a much larger amount of information and encounters a longer access penalty than the L1 cache*; col. 2, lines 34-46]; and implementing a line replacement policy in said region [*L2 controller 214 controls L1 least recently used (LRU) unit and maintains an hybrid L2 LRU 232; Fig. 4; col. 10, lines 20-30*].

However, Arimilli does not specifically teach that the multilevel cache has a core having faster components and a region having slower components as recited in the claim.

Albonesi discloses a system wherein secondary caches have slower components than the primary caches to provide a system wherein the number of accesses to main memory can be reduced (col. 4, lines 42-46; col. 7, lines 40-48). Since the technology for implementing a multilevel cache system having a core having faster components and a region having slower components, an artisan would have been motivated to implement this feature in the system of Arimilli. Thus, It would have been obvious to one of ordinary skill in the art, at the time the invention was made, to modify the system of Arimilli to include a multilevel cache has a core having faster components and a region having slower components because it was well known to provide a system wherein the number of accesses to main memory can be reduced (col. 4, lines 42-46) as taught by Albonesi.

As per claim 12, Arimilli discloses managing the core from a level 2 cache [*upper level cache in the core is updated by searching lower level (L2) cache directory*; col. 5, lines 30-33].

As per claim 15, Arimilli discloses using a write-through core cache [*L1 cache may be a store-through cache*; col. 10, lines 62-63].

As per claim 18, Arimilli discloses handling a core cache miss by passing the details of the access to said region [*if load operation in L1 results in a miss, the load address is piped out to lower level storage (L2) subsystem*; col. 8, lines 43-49].

As per claim 21, Arimilli discloses a processor [CPU 150; Fig. 3]; a multilevel cache [*e.g., L1 and L2*; col. 8, lines 19-21] including a core [*L1 cache*; col. 8, lines 19-21; col. 9, lines 47-50]; and a region [*directory of the lower level (L2) cache*; col. 5, line 32]; and said region to implement a line replacement policy [*L2 controller 214 controls L1 least recently used (LRU) unit and maintains an hybrid L2 LRU 232; Fig. 4; col. 10, lines 20-30*].

However, Arimilli does not specifically teach that the multilevel cache has a core having faster components and a region having slower components as recited in the claim.

Albonesi discloses a system wherein secondary caches have slower components than the primary caches to provide a system wherein the number of accesses to main memory can be reduced (col. 4, lines 42-46; col. 7, lines 40-48). Since the technology for implementing a multilevel cache system having a core having faster components and a region having slower components, an artisan would have been motivated to implement this feature in the system of Arimilli. Thus, It would have been obvious to one of ordinary skill in the art, at the time the invention was made, to modify the system of Arimilli to include a multilevel cache has a core having faster components and a region having slower components because it was well known to provide a system wherein the

number of accesses to main memory can be reduced (col. 4, lines 42-46) as taught by Albonesi.

As per claim 22, Arimilli discloses managing the core from a level 2 cache [*upper level cache in the core is updated by searching lower level (L2) cache directory*; col. 5, lines 30-33].

As per claim 25, Arimilli discloses using a write-through core cache [*L1 cache may be a store-through cache*; col. 10, lines 62-63].

As per claim 28, Arimilli discloses handling a core cache miss by passing the details of the access to said region [*if load operation in L1 results in a miss, the load address is piped out to lower level storage (L2) subsystem*; col. 8, lines 43-49].

6. Claims 6, 16 and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Arimilli et al. (US6,463,507) and Albonesi et al (US5,113,514) and Cheriton (US5,893,155).

As per claims 6, 16 and 26, the combination of Arimilli and Albonesi discloses the claimed invention as detailed above in the previous paragraphs. However, Arimilli and Albonesi do not specifically teach performing virtual to physical translation in said region as recited in the claim.

Cheriton discloses performing virtual to physical translation in a slower region of cache memory to allow writeback of a virtually addressed cache (col. 15, lines 4-11). Since the technology for implementing virtual to physical translation in a slower region of cache memory was well known and since performing virtual to physical translation in a slower region of cache memory to allow writeback of a virtually addressed cache, an artisan in the art would have been motivated to implement virtual to physical translation in a slower region of cache memory in the system of Arimilli and Cheriton. Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use virtual to physical translation in a slower region of cache memory because it was well known to benefit by allowing writeback of a virtually addressed cache as taught by Cheriton.

7. Claims 3, 4, 9-10, 13, 14, 19-20, 23, 24 and 29-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Arimilli et al. (US6,463,507) and Albonesi et al (US5,113,514) and Wu (US5,668,968).

As per claims 3, 13 and 23, the combination of Arimilli and Albonesi discloses the claimed invention as detailed above in the previous paragraphs. However, Arimilli and Albonesi do not specifically teach using a virtual address to index the core to avoid the need for an address translation mechanism as recited in the claims.

Wu discloses using a virtual address to index the core to avoid the need for an address translation mechanism [*portion of the virtual address is used to index the L1 cache, and L1 cache uses a real pointer to point to the corresponding line in L2 cache*; col. 6, lines 52-56; lines 66-67].

It would have been obvious to one of ordinary skill in the art, having the teachings of Arimilli and Albonesi and Wu before him at the time the invention was made, to modify the system of Arimilli and Albonesi to include using a virtual address to index the core to avoid the need for an address translation mechanism because it was well known to (1) reduce the cache coherence complexity in the system because the real, lower level cache always include the lines in the virtual, upper level cache [col. 6, lines 40-45] and (2) modify the L1 cache with limited overhead because the needed information can be quickly accessed [col. 6, lines 49-51] as taught by Wu.

As per claims 4, 14 and 24, the combination of Arimilli and Mohamed discloses the claimed invention as detailed above in the previous paragraphs. Arimilli further discloses placing functions relating to valid bits in the core [*one state bit, valid/invalid is provided*; col. 10, lines 61-64]. However, Arimilli and Albonesi do not specifically teach placing functions relating to tags as well as the data itself in the core as recited in the claims.

Wu discloses placing functions relating to tags as well as the data itself in the core [*the remainder of the virtual address becomes a virtual address tag stored in L1 cache directory to indicate whether the corresponding line of data is stored in L1*; col. 6, line 51 – col. 7, line 3].

It would have been obvious to one of ordinary skill in the art, having the teachings of Arimilli and Albonesi and Wu before him at the time the invention was made, to modify the system of Arimilli and Albonesi to include placing functions relating to tags as well as the data itself in the core; because it was well known to (1) reduce the cache coherence complexity in the system because the real, lower level cache always include the lines in the virtual, upper level cache [col. 6, lines 40-45] and (2) modify the L1 cache with limited overhead because the needed information can be quickly accessed [col. 6, lines 49-51] as taught by Wu.

As per claims 9, 19 and 29, the combination of Arimilli and Albonesi discloses the claimed invention as detailed above in the previous paragraphs. However, Arimilli and Albonesi does not specifically teach enabling said region to use a memory translation mechanism to determine the physical address and attributes of the access as recited in the claims.

Wu discloses enabling said region to use a memory translation mechanism to determine the physical address and attributes of the access [*TLB generates real address which comprises a 20-bit real page number and a 12-bit offset*; col. 10, lines 39-43].

It would have been obvious to one of ordinary skill in the art, having the teachings of Arimilli and Albonesi and Wu before him at the time the invention was made, to modify the system of Arimilli and Albonesi to include enabling said region to use a memory translation mechanism to determine the physical address and attributes

of the access because it was well known to (1) reduce the cache coherence complexity in the system because the real, lower level cache always include the lines in the virtual, upper level cache [col. 6, lines 40-45] and (2) modify the L1 cache with limited overhead because the needed information can be quickly accessed [col. 6, lines 49-51] as taught by Wu.

As per claims 10, 20 and 30, Arimilli discloses checking to see if the requested data is in a storage associated with said region [*if the requested data is present in L2 cache*; col. 9, lines 19-23].

Conclusion

8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Applicant is required under 37 C.F.R. § 1.111 (c) to consider these references fully when responding to this action. The documents cited therein teach multilevel caching and caches having different components speed.

9. The examiner also requests, in response to this Office action, support be shown for language added to any original claims on amendment and any new claims. That is, indicate support for newly added claim language by specifically pointing to page(s) and

line no(s) in the specification and/or drawing figure(s). This will assist the examiner in prosecuting the application.

10. When responding to this office action, Applicant is advised to clearly point out the patentable novelty which he or she thinks the claims present, in view of the state of the art disclosed by the references cited or the objections made. He or she must also show how the amendments avoid such references or objections See 37 CFR 1.111(c).

11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Pierre M. Vital whose telephone number is (571) 272-4215. The examiner can normally be reached on 8:30 am - 6:00 pm, alternate Fridays off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on (571) 272-4210. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

March 29, 2005



Pierre M. Vital
Primary Examiner
Art Unit 2188